Your email was sent successfully. Check your inbox.

An error occurred while sending the email. Please try again.

Proceed reservation?

Export
  • 1
    UID:
    b3kat_BV041889569
    Format: 1 Online-Ressource
    ISBN: 9781441907844
    Series Statement: Integrated Circuits and Systems
    Note: This book presents an overview of the field of 3D IC design, with an emphasis on electronic design automation (EDA) tools and algorithms that can enable the adoption of 3D ICs, and the architectural implementation and potential for future 3D system design. The aim of this book is to provide the reader with a complete understanding of: the promise of 3D ICs in building novel systems that enable the chip industry to continue along the path of performance scaling, the state of the art in fabrication technologies for 3D integration, the most prominent 3D-specific EDA challenges, along with solutions and best practices, the architectural benefits of using 3D technology, architectural-and system-level design issues, and the cost implications of 3D IC design. Three Dimensional Integrated Circuit Design: EDA, Design and Microarchitectures is intended for practitioners in the field, researchers and graduate students seeking to know more about 3D IC design , 3D Process Technology Considerations -- Thermal and Power Delivery Challenges in 3D ICs -- Thermal-Aware 3D Floorplan -- Thermal-Aware 3D Placement -- Thermal Via Insertion and Thermally Aware Routing in 3D ICs -- Three-Dimensional Microprocessor Design -- Three-Dimensional Network-on-Chip Architecture -- PicoServer: Using 3D Stacking Technology to Build Energy Efficient Servers -- System-Level 3D IC Cost Analysis and Design Exploration
    Additional Edition: Erscheint auch als Druckausgabe ISBN 978-1-4419-0783-7
    Language: English
    Library Location Call Number Volume/Issue/Year Availability
    BibTip Others were also interested in ...
  • 2
    UID:
    b3kat_BV043563275
    Format: 1 DVD-Video (90 min) , 1 Beiheft (5 Seiten) , 12 cm
    Original writing title: 乡村婚礼
    Original writing publisher: 北京 : 中华人民共和国文化部对外文化联络局
    Series Statement: A feature film
    Content: Der auf dem Land aufgewachsene Junge Xiao Yuanfang und das Beijinger Mädchen Ma Mengyan wollen heiraten. Aber es entbrennt ein Konflikt um den Veranstaltungsort der Hochzeitsfeier. Der Vater von Xiao wünscht sich eine lebhafte und freudige Hochzeitsfeier im Dorf und möchte, dass sein Sohn mit den Dorfbewohnern des Dorfes, in dem er aufgewachsen ist, feiert. Die Mutter von Ma jedoch besteht auf ein aufwendiges und grossartiges Bankett in Beijing und streitet deshalb lauthals mit ihrem Ex-Mann. Zufällig kommt die Mutter von Ma in das Heimatdorf von Xiao uns ist äusserst erstaunt von den gigantischen Veränderungen über das Dorf und lädt ihre Freunde und Verwandte zu dieser freudigen Angelegenheit ins Dorf ein.
    Note: DVD auf chinesisch mit englischen, französischen, spanischen, arabischen, russischen, deutschen, japanischen, italienischen, portugisischen Untertiteln
    Language: German
    Subjects: General works
    RVK:
    Keywords: DVD-Video
    Library Location Call Number Volume/Issue/Year Availability
    BibTip Others were also interested in ...
  • 3
    Book
    Book
    Chang chun : Ji lin wen shi chu ban she
    UID:
    b3kat_BV042230982
    Format: 2, 4, 259 S. , Ill.
    Edition: Di 1 ban, di 1 ci yin shua
    Original writing edition: 第1版, 第1次印刷
    Original writing title: 唐德宗, 唐顺宗
    Original writing person/organisation: 谢元鲁
    Original writing publisher: 长春 : 吉林文史出版社
    ISBN: 780528928X , 9787805289281
    Series Statement: Tang di lie zhuan [3]
    Note: In chines. Schr.
    Language: Chinese
    Subjects: History
    RVK:
    Keywords: Biografie
    Library Location Call Number Volume/Issue/Year Availability
    BibTip Others were also interested in ...
  • 4
    UID:
    gbv_3371334384
    Format: 綫裝 8 冊 (1 函) , 地圖 , 23,9 cm, 版框 18 x 13,4 cm, 9行, 行21字, 白口, 四周雙邊, 單黑魚尾, 版心上題《臨邑縣志》, 中題卷次及篇名, 下題頁碼
    Edition: 刻本
    Original writing title: 臨邑縣志 16卷 首1卷 末1卷
    Original writing person/organisation: 沈淮
    Content: http://nrs.harvard.edu/urn-3:HUL.FIG:007482123
    Note: 扉頁題: "臨邑縣志, 道光丁酉[1837]仲夏鐫, 本衛藏板" , 沈淮, 字均甫, 號台簪, 一作胎簪, 桐鄉人 , 出版年據扉頁 , 序: 沈淮 (1837), 舊志前序: 李化龍 (n.d.)、 邢侗 (1591) 、陳起鳳 (1652)、張燾笠 (1714)、唐開陶 (1713)、魏狀 (1722) , 舊志後序: 王再聘 (1591)、李若訥 (1623), 後序: 邢慈 (1837) , Biblioteka Jagiellońska, Kraków
    Additional Edition: Digitalisierte Ausg. [Teildigitalisat] 沈淮: 臨邑縣志 16卷 首1卷 末1卷
    Language: Chinese
    Library Location Call Number Volume/Issue/Year Availability
    BibTip Others were also interested in ...
  • 5
    UID:
    b3kat_BV041470823
    Format: 1 Online-Ressource (VI, 322 p.) , 219 illus., 137 illus. in color
    ISBN: 9781441995513
    Note: This book explores the design implications of emerging, non-volatile memory (NVM) technologies on future computer memory hierarchy architecture designs. Since NVM technologies combine the speed of SRAM, the density of DRAM, and the non-volatility of Flash memory, they are very attractive as the basis for future universal memories. This book provides a holistic perspective on the topic, covering modeling, design, architecture and applications. The practical information included in this book will enable designers to exploit emerging memory technologies to improve significantly the performance/power/reliability of future, mainstream integrated circuits. • Provides a comprehensive reference on designing modern circuits with emerging, non-volatile memory technologies, such as MRAM and PCRAM; • Explores new design opportunities offered by emerging memory technologies, from a holistic perspective; • Describes topics in technology, modeling, architecture and applications; • Enables circuit designers to exploit emerging memory technologies to improve significantly the performance/power/reliability of future computing systems.  , NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Non-Volatile Memory -- A Hybrid Solid-State Storage Architecture for the Performance, Energy Consumption, and Lifetime Improvement -- Energy-Efficient Systems Using Resistive Memory Devices -- Asymmetric in STT-RAM Cell Operations -- An Energy-efficient 3D Stacked STTRAM Cache Architecture for CMPs -- STT-RAM Cache Hierarchy Design and Exploration with Emerging Magnetic Devices -- Resistive Memories in Associative Computing -- Weal Leveling Techniques for Non-Volatile Memories -- A Circuit-Architecture Co-optimization Framework for Exploring Non-volatile Memory Hierarchies -- Ferroelectric Nonvolatile Processor Design, Optimization and Application
    Language: English
    Library Location Call Number Volume/Issue/Year Availability
    BibTip Others were also interested in ...
  • 6
    Book
    Book
    tai bei
    UID:
    gbv_1034318918
    Original writing title: 填詞淺說
    Original writing person/organisation: 謝元淮
    Original writing publisher: 臺北
    Series Statement: ci hua cong bian 7,[36]
    Note: SBB-PK Berlin
    Language: Chinese
    Library Location Call Number Volume/Issue/Year Availability
    BibTip Others were also interested in ...
  • 7
    Online Resource
    Online Resource
    UID:
    gbv_1061853063
    Format: Online-Ressource
    Edition: 清光緖元年刻本
    Original writing title: 养默山房诗稿32卷
    Original writing title: 養默山房詩稿32卷
    Original writing person/organisation: 谢元淮
    Original writing person/organisation: 謝元淮
    Note: 中国基本古籍库 (电子书数据库)
    Language: Chinese
    Library Location Call Number Volume/Issue/Year Availability
    BibTip Others were also interested in ...
  • 8
    Online Resource
    Online Resource
    UID:
    gbv_1061790576
    Format: Online-Ressource
    Edition: 清康熙五十九年朱人龙刻本
    Original writing title: 督蜀疏草12卷
    Original writing title: 督蜀疏草12卷
    Original writing person/organisation: 朱燮元
    Original writing person/organisation: 朱燮元
    Note: 中国基本古籍库 (电子书数据库)
    Language: Chinese
    Library Location Call Number Volume/Issue/Year Availability
    BibTip Others were also interested in ...
  • 9
    Book
    Book
    tai bei
    UID:
    gbv_1035171031
    Format: 234 S. 图
    Original writing title: 从王昭君到李来亨 : 一位大陆教师对鄂西史实的三十年探寻
    Original writing person/organisation: 谢源远
    Original writing publisher: 台北 : 秀威资讯科技
    ISBN: 9789862217030
    Series Statement: ren shi da lu zuo jia xi lie 139
    Note: SBB-PK Berlin
    Language: Chinese
    Library Location Call Number Volume/Issue/Year Availability
    BibTip Others were also interested in ...
  • 10
    Online Resource
    Online Resource
    [San Rafael] : Morgan & Claypool Publishers
    UID:
    gbv_838919898
    Format: 1 Online-Ressource (xiii, 113 Seiten) , Illustrationen
    Edition: Also available in print
    ISBN: 1627057668 , 9781627057660
    Series Statement: Synthesis lectures on computer architecture #31
    Content: The emerging three-dimensional (3D) chip architectures, with their intrinsic capability of reducing the wire length, promise attractive solutions to reduce the delay of interconnects in future microprocessors. 3D memory stacking enables much higher memory bandwidth for future chip-multiprocessor design, mitigating the "memory wall" problem. In addition, heterogenous integration enabled by 3D technology can also result in innovative designs for future microprocessors. This book first provides a brief introduction to this emerging technology, and then presents a variety of approaches to designing future 3D microprocessor systems, by leveraging the benefits of low latency, high bandwidth, and heterogeneous integration capability which are offered by 3D technology
    Content: 1. 3D integration technology -- 1.1 3D integrated circuits vs. 3D packaging -- 1.2 Different process technologies for 3D ICs -- 1.3 The impact of 3D technology on 3D microprocessor partitioning --
    Content: 2. Benefits of 3D integration -- 2.1 Wire length reduction -- 2.2 Memory bandwidth improvement -- 2.3 Heterogenous integration -- 2.4 Cost-effective architecture --
    Content: 3. Fine-granularity 3D processor design -- 3.1 3D cache partitioning -- 3.1.1 3D cache partitioning strategies -- 3.1.2 Design exploration using 3DCacti -- 3.2 3D Partitioning for logic blocks --
    Content: 4. Coarse-granularity 3D processor design -- 4.1 3D Caches stacking -- 4.2 3D Main memory stacking -- 4.3 3D On-chip stacked memory: cache or main memory? -- 4.3.1 On-chip main memory -- 4.3.2 3D-stacked LLC -- 4.3.3 Dynamic approach -- 4.4 PicoServer --
    Content: 5. 3D GPU architecture -- 5.1 3D-stacked GPU memory -- 5.2 3D-stacked GPU processor --
    Content: 6. 3D network-on-chip -- 6.1 3D NoC router design -- 6.2 3D NoC topology design -- 6.3 3D optical NoC design -- 6.4 Impact of 3D technology on NoC designs --
    Content: 7. Thermal analysis and thermal-aware design -- 7.1 Thermal analysis -- 7.2 Thermal-aware floorplanning for 3D processors -- 7.3 Thermal-herding: thermal-aware architecture design --
    Content: 8. Cost analysis for 3D ICs -- 8.1 3D cost model -- 8.2 Cost evaluation for many-core microprocessor designs -- 8.2.1 Cost evaluation with homogeneous partitioning -- 8.2.2 Cost evaluation with heterogeneous partitioning --
    Content: 9. Conclusion -- Bibliography -- Authors' biographies
    Note: Includes bibliographical references (pages 99-111) , 1. 3D integration technology1.1 3D integrated circuits vs. 3D packaging -- 1.2 Different process technologies for 3D ICs -- 1.3 The impact of 3D technology on 3D microprocessor partitioning -- 2. Benefits of 3D integration -- 2.1 Wire length reduction -- 2.2 Memory bandwidth improvement -- 2.3 Heterogenous integration -- 2.4 Cost-effective architecture -- 3. Fine-granularity 3D processor design -- 3.1 3D cache partitioning -- 3.1.1 3D cache partitioning strategies -- 3.1.2 Design exploration using 3DCacti -- 3.2 3D Partitioning for logic blocks. , 4. Coarse-granularity 3D processor design4.1 3D Caches stacking -- 4.2 3D Main memory stacking -- 4.3 3D On-chip stacked memory: cache or main memory? -- 4.3.1 On-chip main memory -- 4.3.2 3D-stacked LLC -- 4.3.3 Dynamic approach -- 4.4 PicoServer -- 5. 3D GPU architecture -- 5.1 3D-stacked GPU memory -- 5.2 3D-stacked GPU processor. , 6. 3D network-on-chip6.1 3D NoC router design -- 6.2 3D NoC topology design -- 6.3 3D optical NoC design -- 6.4 Impact of 3D technology on NoC designs -- 7. Thermal analysis and thermal-aware design -- 7.1 Thermal analysis -- 7.2 Thermal-aware floorplanning for 3D processors -- 7.3 Thermal-herding: thermal-aware architecture design. , 8. Cost analysis for 3D ICs8.1 3D cost model -- 8.2 Cost evaluation for many-core microprocessor designs -- 8.2.1 Cost evaluation with homogeneous partitioning -- 8.2.2 Cost evaluation with heterogeneous partitioning -- 9. Conclusion -- Bibliography -- Authors' biographies. , Also available in print. , System requirements: Adobe Acrobat Reader. , Mode of access: World Wide Web.
    Additional Edition: ISBN 162705765X
    Additional Edition: ISBN 9781627057653
    Language: English
    Library Location Call Number Volume/Issue/Year Availability
    BibTip Others were also interested in ...
Close ⊗
This website uses cookies and the analysis tool Matomo. Further information can be found on the KOBV privacy pages