Brian Rogers
Abstract
Memory encryption has become a common approach to providing a secure processing environment, but current schemes suffer from extra performance and storage overheads. This paper presents predecryption as a method of providing this security with less overhead by using well-known prefetching techniques to retrieve data from memory and perform decryption before it is needed by the processor. Our results, tested mostly on SPEC 2000 benchmarks, show that using our predecryption scheme can actually result in no increase in execution time despite an extra 128 cycle decryption latency per memory block access.
- T. Alexander and G. Kedem. Distributed Predictive Cache Design for High Performance Memory Systems. In the 2nd Intl. Symp. on High-Performance Computer Architecture, pages 254--263, 1996. Google Scholar
Digital Library
- M. J. Charney and A. P. Reeves. Generalized Correlation Based Hardware Prefetching. Tech. Rep. EE-CEG-95-1, Cornell University, 1995.Google ScholarDigital Library
- T. F. Chen and J. L. Baer. Reducing Memory Latency via Non-Blocking and Prefetching Cache. In the 5th Intl. Conf. on Architectural Support for Programming Languages and Operating Systems, pages 51--61, 1992. Google ScholarDigital Library
- K. Farkas, P. Chow, N. Jouppi, and Z. Vranesic. Memory-system design considerations for dynamically-scheduled processors. In Proc. of the 24th Intl. Symp. on Computer Architecture, 1997. Google ScholarDigital Library
- G. Hinton and D. Sager and M. Upton and D. Boggs and D. Carmean and A. Kyker and P. Roussel. The Microarchitecture of the Pentium 4 Processor. Intel Technology Journal, (First Quarter), 2001.Google Scholar
- T. Gilmont, J.-D. Legat, and J.-J. Quisquater. Enhancing the Security in the Memory Management Unit. In Proc. of the 25th EuroMicro Conf., 1999.Google Scholar
- A. Huang. Hacking the Xbox: An Introduction to Reverse Engineering. No Starch Press, San Francisco, CA, 2003. Google ScholarDigital Library
- IBM. IBM Power4 System Architecture White Paper, 2002. http://www-1.ibm.com/servers/ eserver/pseries/hardware/whitepapers/power4.html.Google Scholar
- International Planning and Research Corporation. 6th BSA Global Software Piracy Study, 2001. http://www.bsa.org/resources/2001-05-21.55.pdf.Google Scholar
- D. Joseph and D. Grunwald. Prefetching Using Markov Predictors. In the 24th Intl. Symp. on Computer Architecture, pages 252--263, 1997. Google ScholarDigital Library
- N. Jouppi. Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache and Prefetch Buffers. In the 17th Intl. Symp. on Computer Architecture, pages 364--373, 1990. Google ScholarDigital Library
- A. Lai, C. Fide, and B. Falsafi. Dead-Block Prediction and Dead-Block Correlating Prefetchers. In the 28th Intl. Symp. on Computer Architecture, pages 144--154, 2001. Google ScholarDigital Library
- D. Lie, J. Mitchell, C. Thekkath, and M. Horowitz. Specifying and Verifying Hardware for Tamper-Resistant Software. In IEEE Symp. on Security and Privacy, 2003. Google ScholarDigital Library
- D. Lie, C. Thekkath, M. Mitchell, P. Lincoln, D. Boneh, J. Mitchell, and M. Horowitz. Architectural Support for Copy and Tamper Resistant Software. In Proc. of the 9th Intl. Conf. on Architectural Support for Programming Languages and Operating Systems, 2000. Google ScholarDigital Library
- S. Palacharla and R. Kessler. Evaluating Stream Buffers as a Secondary Cache Replacement. In the 21st Intl. Symp. on Computer Architecture, pages 24--33, 1994. Google ScholarDigital Library
- P. Schaumount, H. Kuo, and I. Verbauwhede. Unlocking the design secrets of a 2.29 gb/s rijndel processor. In Design Automation Conf., 2002. Google ScholarDigital Library
- T. Sherwood, S. Sair, and B. Calder. Predictor-Directed Stream Buffers. In the 33rd Intl. Symp. on Microarchitecture, pages 42--53, 2000. Google ScholarDigital Library
- Y. Solihin, J. Lee, and J. Torrellas. Using a user-level memory thread for correlation prefetching. In 29th Intl. Symp. on Computer Architecture (ISCA), 2002. Google ScholarDigital Library
- Standard Performance Evaluation Corporation. Spec benchmarks. http://www.spec.org, 2000.Google Scholar
- G. Suh, D. Clarke, B. Gassend, M. van Dijk, and S. Devadas. Efficient Memory Integrity Verification and Encryption for Secure Processor. In Proc. of the 36th Intl. Symp. on Microarchitecture, 2003. Google ScholarDigital Library
- J. Yang, Y. Zhang, and L. Gao. Fast Secure Processor for Inhibiting Software Piracy and Tampering. In Proc. of the 36th Intl. Symp. on Microarchitecture, 2003. Google ScholarDigital Library
Index Terms
- Memory predecryption: hiding the latency overhead of memory encryption
Recommendations
Write-once-memory-code phase change memory
DATE '14: Proceedings of the conference on Design, Automation & Test in EuropeThis paper describes a write-once-memory-code phase change memory (WOM-code PCM) architecture for next-generation non-volatile memory applications. Specifically, we address the long latency of the write operation in PCM --- attributed to PCM SET --- by ...
Redesign the Memory Allocator for Non-Volatile Main Memory
Special Issue on Hardware and Algorithms for Learning On-a-chip and Special Issue on Alternative Computing SystemsThe non-volatile memory (NVM) has the merits of byte-addressability, fast speed, persistency and low power consumption, which make it attractive to be used as main memory. Commonly, user process dynamically acquires memory through memory allocators. ...
Enabling Hybrid PCM Memory System with Inherent Memory Management
RACS '16: Proceedings of the International Conference on Research in Adaptive and Convergent SystemsReplacing the traditional volatile main memory, e.g., DRAM, with a non-volatile phase change memory (PCM) has become a possible solution to reduce the energy consumption of computing systems. To further reduce the bit cost of PCM, the development trend ...
Comments