KOBV-Portal

Treffer pro Seite

Treffer 1 - 4 | 4 Treffer

Sortierung

Buch

Automated technology for verification and analysis : second international conference, ATVA 2004, Taipei, Taiwan, ROC, October 31 - November 3, 2004 ; proceedings (2004)

Wang, Farn [Hrsg.] ; ATVA 2 2004 Taipeh

Berlin : Springer

zur Merkliste hinzufügen auf der Merkliste

Details

UID:

gbv_397626282

Umfang: XII, 506 S. , graph. Darst. , 235 mm x 155 mm

ISBN: 3540236104

Serie: Lecture notes in computer science 3299

Anmerkung: Literaturangaben

Weitere Ausg.: Erscheint auch als Online-Ausgabe Wang, Farn Automated Technology for Verification and Analysis Berlin, Heidelberg : Springer Berlin Heidelberg, 2004 ISBN 9783540236108

Sprache: Englisch

Fachgebiete: Informatik

RVK:

SS 4800

Schlagwort(e): Systementwurf ; Formale Methode ; Verifikation ; Formale Methode ; Verifikation ; Model Checking ; Softwareentwicklung ; Hardwareentwurf ; Verifikation ; Model Checking ; Entwurfsautomation ; Model Checking ; Konferenzschrift ; Kongress ; Konferenzschrift

URL: Cover

URL: Einführung/Vorwort

URL: Inhaltsverzeichnis

URL: Inhaltstext

URL: http://proxy.cc.uic.edu/login?url=http://www.springerlink.com/openurl.asp?genre=issue&issn=0302-9743&volume=3299

URL: http://www.loc.gov/catdir/enhancements/fy0823/2004113833-d.html

Bookmarklink

Bibliothek	Standort	Signatur	Band/Heft/Jahr	Verfügbarkeit

Andere fanden auch interessant ...

Buch

Fernleihwunsch

UB Potsdam

Berlin VÖBB/ZLB

Online-Ressource

Automated Technology for Verification and Analysis : Second International Conference, ATVA 2004, Taipei, Taiwan, ROC, October 31-November 3, 2004. Proceedings (2004)

Wang, Farn. [editor.] ; SpringerLink 〈Online service〉

Berlin, Heidelberg :Springer Berlin Heidelberg,

zur Merkliste hinzufügen auf der Merkliste

Details

UID:

almahu_9947920705202882

Umfang: XII, 510 p. , online resource.

ISBN: 9783540304760

Serie: Lecture Notes in Computer Science, 3299

Anmerkung: Keynote Speech -- Games for Formal Design and Verification of Reactive Systems -- Evolution of Model Checking into the EDA Industry -- Abstraction Refinement -- Invited Speech -- Tools for Automated Verification of Web Services -- Theorem Proving Languages for Verification -- An Automated Rigorous Review Method for Verifying and Validating Formal Specifications -- Papers -- Toward Unbounded Model Checking for Region Automata -- Search Space Partition and Case Basis Exploration for Reducing Model Checking Complexity -- Synthesising Attacks on Cryptographic Protocols -- Büchi Complementation Made Tighter -- SAT-Based Verification of Safe Petri Nets -- Disjunctive Invariants for Numerical Systems -- Validity Checking for Quantifier-Free First-Order Logic with Equality Using Substitution of Boolean Formulas -- Fair Testing Revisited: A Process-Algebraic Characterisation of Conflicts -- Exploiting Symmetries for Testing Equivalence in the Spi Calculus -- Using Block-Local Atomicity to Detect Stale-Value Concurrency Errors -- Abstraction-Based Model Checking Using Heuristical Refinement -- A Global Timed Bisimulation Preserving Abstraction for Parametric Time-Interval Automata -- Design and Evaluation of a Symbolic and Abstraction-Based Model Checker -- Component-Wise Instruction-Cache Behavior Prediction -- Validating the Translation of an Industrial Optimizing Compiler -- Composition of Accelerations to Verify Infinite Heterogeneous Systems -- Hybrid System Verification Is Not a Sinecure -- Providing Automated Verification in HOL Using MDGs -- Specification, Abduction, and Proof -- Introducing Structural Dynamic Changes in Petri Nets: Marked-Controlled Reconfigurable Nets -- Typeness for ?-Regular Automata -- Partial Order Reduction for Detecting Safety and Timing Failures of Timed Circuits -- Mutation Coverage Estimation for Model Checking -- Modular Model Checking of Software Specifications with Simultaneous Environment Generation -- Rabin Tree and Its Application to Group Key Distribution -- Using Overlay Networks to Improve VoIP Reliability -- Integrity-Enhanced Verification Scheme for Software-Intensive Organizations -- RCGES: Retargetable Code Generation for Embedded Systems -- Verification of Analog and Mixed-Signal Circuits Using Timed Hybrid Petri Nets -- First-Order LTL Model Checking Using MDGs -- Localizing Errors in Counterexample with Iteratively Witness Searching -- Verification of WCDMA Protocols and Implementation -- Efficient Representation of Algebraic Expressions -- Development of RTOS for PLC Using Formal Methods -- Reducing Parametric Automata: A Multimedia Protocol Service Case Study -- Synthesis of State Feedback Controllers for Parameterized Discrete Event Systems -- Solving Box-Pushing Games via Model Checking with Optimizations -- CLP Based Static Property Checking -- A Temporal Assertion Extension to Verilog.

In: Springer eBooks

Weitere Ausg.: Printed edition: ISBN 9783540236108

Sprache: Englisch

DOI: 10.1007/b102065

URL: http://dx.doi.org/10.1007/b102065

Bookmarklink

Bibliothek	Standort	Signatur	Band/Heft/Jahr	Verfügbarkeit

Andere fanden auch interessant ...

Online-Ressource

Open Access Wunsch

HU Berlin

Online-Ressource

Automated Technology for Verification and Analysis : Second International Conference, ATVA 2004, Taipei, Taiwan, ROC, October 31-November 3, 2004. Proceedings (2004)

Wang, Farn

Berlin : Springer

zur Merkliste hinzufügen auf der Merkliste

Details

UID:

gbv_749111283

Umfang: Online-Ressource (XII, 506 p. Also available online) , digital

Ausgabe: Springer eBook Collection. Computer Science

ISBN: 9783540304760 , 3540236104 , 9783540236108

Serie: Lecture Notes in Computer Science 3299

Inhalt: This book constitutes the refereed proceedings of the Second International Conference on Automated Technology for Verificaton and Analysis, ATVA 2004, held in Taipei, Taiwan in October/November 2004. The 24 revised full papers presented together with abstracts of 6 invited presentations and 7 special track papers were carefully reviewed and selected from 69 submissions. Among the topics addressed are model-checking theory, theorem-proving theory, state-space reduction techniques, languages in automated verification, parametric analysis, optimization, formal performance analysis, real-time systems, embedded systems, infinite-state systems, Petri nets, UML, synthesis, and tools

Weitere Ausg.: ISBN 9783540236108

Weitere Ausg.: Erscheint auch als Druck-Ausgabe ISBN 9783540236108

Weitere Ausg.: Erscheint auch als Druck-Ausgabe ISBN 9783662191248

Sprache: Englisch

Fachgebiete: Informatik

RVK:

SS 4800

DOI: 10.1007/b102065

URL: lizenzpflichtig

URL: Volltext (lizenzpflichtig)

URL: Volltext

URL: Inhaltstext

URL: http://www.springerlink.com/openurl.asp?genre=issue&issn=0302-9743&volume=3299

Bookmarklink

Bibliothek	Standort	Signatur	Band/Heft/Jahr	Verfügbarkeit

Andere fanden auch interessant ...

Online-Ressource

Online Zugang

Open Access Wunsch

UB Potsdam

Online-Ressource

Automated Technology for Verification and Analysis : Second International Conference, ATVA 2004, Taipei, Taiwan, ROC, October 31 - November 3, 2004. Proceedings (2004)

Wang, Farn. [editor.] ; SpringerLink 〈Online service〉

Berlin, Heidelberg :Springer Berlin Heidelberg :

zur Merkliste hinzufügen auf der Merkliste

Details

UID:

almahu_9948621695502882

Umfang: XII, 510 p. , online resource.

Ausgabe: 1st ed. 2004.

ISBN: 9783540304760

Serie: Lecture Notes in Computer Science, 3299

Anmerkung: Keynote Speech -- Games for Formal Design and Verification of Reactive Systems -- Evolution of Model Checking into the EDA Industry -- Abstraction Refinement -- Invited Speech -- Tools for Automated Verification of Web Services -- Theorem Proving Languages for Verification -- An Automated Rigorous Review Method for Verifying and Validating Formal Specifications -- Papers -- Toward Unbounded Model Checking for Region Automata -- Search Space Partition and Case Basis Exploration for Reducing Model Checking Complexity -- Synthesising Attacks on Cryptographic Protocols -- Büchi Complementation Made Tighter -- SAT-Based Verification of Safe Petri Nets -- Disjunctive Invariants for Numerical Systems -- Validity Checking for Quantifier-Free First-Order Logic with Equality Using Substitution of Boolean Formulas -- Fair Testing Revisited: A Process-Algebraic Characterisation of Conflicts -- Exploiting Symmetries for Testing Equivalence in the Spi Calculus -- Using Block-Local Atomicity to Detect Stale-Value Concurrency Errors -- Abstraction-Based Model Checking Using Heuristical Refinement -- A Global Timed Bisimulation Preserving Abstraction for Parametric Time-Interval Automata -- Design and Evaluation of a Symbolic and Abstraction-Based Model Checker -- Component-Wise Instruction-Cache Behavior Prediction -- Validating the Translation of an Industrial Optimizing Compiler -- Composition of Accelerations to Verify Infinite Heterogeneous Systems -- Hybrid System Verification Is Not a Sinecure -- Providing Automated Verification in HOL Using MDGs -- Specification, Abduction, and Proof -- Introducing Structural Dynamic Changes in Petri Nets: Marked-Controlled Reconfigurable Nets -- Typeness for ?-Regular Automata -- Partial Order Reduction for Detecting Safety and Timing Failures of Timed Circuits -- Mutation Coverage Estimation for Model Checking -- Modular Model Checking of Software Specifications with Simultaneous Environment Generation -- Rabin Tree and Its Application to Group Key Distribution -- Using Overlay Networks to Improve VoIP Reliability -- Integrity-Enhanced Verification Scheme for Software-Intensive Organizations -- RCGES: Retargetable Code Generation for Embedded Systems -- Verification of Analog and Mixed-Signal Circuits Using Timed Hybrid Petri Nets -- First-Order LTL Model Checking Using MDGs -- Localizing Errors in Counterexample with Iteratively Witness Searching -- Verification of WCDMA Protocols and Implementation -- Efficient Representation of Algebraic Expressions -- Development of RTOS for PLC Using Formal Methods -- Reducing Parametric Automata: A Multimedia Protocol Service Case Study -- Synthesis of State Feedback Controllers for Parameterized Discrete Event Systems -- Solving Box-Pushing Games via Model Checking with Optimizations -- CLP Based Static Property Checking -- A Temporal Assertion Extension to Verilog.

In: Springer Nature eBook

Weitere Ausg.: Printed edition: ISBN 9783540236108

Weitere Ausg.: Printed edition: ISBN 9783662191248

Sprache: Englisch

DOI: 10.1007/b102065

URL: https://doi.org/10.1007/b102065

Bookmarklink

Bibliothek	Standort	Signatur	Band/Heft/Jahr	Verfügbarkeit

Andere fanden auch interessant ...

Online-Ressource

Open Access Wunsch

HU Berlin

Treffer 1 - 4 | 4 Treffer

Nichts oder nicht das Richtige gefunden? Bitte überprüfen Sie Ihre Suchanfrage oder benutzen Sie den Fernleihindex.

Meinten Sie 9783540231608?

Meinten Sie 9783540235108?

Meinten Sie 9783410236108?

Kooperativer Bibliotheksverbund

Berlin Brandenburg